

FIG. 1
PRIOR ART




Figure 2a




Figure 2b




Figure 4 - CEPA data flow diagram




Figure 5 CEPA timing diagram (e.g. 50 IT line image)

09870305, 053001






FIG. 6






Fig 8b

130
163
T0950-50502860




FIG. 8C FEPA FUNCTION ON INTERFACE BOARD




Fig 8d




FIG. 9A FEPA DIAGRAM for Second Preferred Embodiment





Figure 96 FEPA delay block diagram



10
Figure 9 FEPA signal timing diagram




FIG. 12





FIG 13a




Odd and even shifted same

FIG 13b



Odd's only shifted $+1/4$ delta producing $+1/8$ average shift appearance

FIG 13c



Even's only shifted $+1/4$ producing $+1/8$ average average shift appearance

FIG. 14




Figure 14 SWIFT board block diagram (FPGA function's shaded)
Interface

Fig. 14